Normal view MARC view ISBD view

VHDL primer

By: Bhaskar, J.
Publisher: New Delhi PHI Learning 1999Edition: 3rd.Description: 373 p. | Binding - Paperback |.ISBN: 978-81-203-2366-7.Subject(s): Computer EngineeringDDC classification: 621.392 Online resources: Explore NDLI Materials
Tags from this library: No tags from this library for this title. Log in to add tags.
    average rating: 0.0 (0 votes)
Item type Current location Collection Call number Status Date due Barcode Item holds
 Text Books Text Books School of Engineering & Technology
General Stacks
Circulation 621.392 BHA (Browse shelf) Available E11266
 Text Books Text Books School of Engineering & Technology
General Stacks
Circulation 621.392 BHA (Browse shelf) Available E11267
 Text Books Text Books School of Engineering & Technology
General Stacks
Circulation 621.392 BHA (Browse shelf) Available E11268
 Text Books Text Books School of Engineering & Technology
General Stacks
Circulation 621.392 BHA (Browse shelf) Available E11269
 Text Books Text Books School of Engineering & Technology
General Stacks
Circulation 621.392 BHA (Browse shelf) Available E11270
Total holds: 0

VHDL is a hardware description language that can be used to model a digital system at many levels of abstraction. Its powerful features enable modeling designs with high degrees of complexity. A VHDL Primer aims at introducing the VHDL language to the readers in a user-friendly, readable style, concentrating only on the most useful aspects of this language. It is contemporary and up-to-date as it incorporates the popular and widely used IEEE standard package. It is a must-have book for any one who wants to leverage the remarkable power of VHDL, and will help one master key VHDL techniques such a behavioral, dataflow and structural modeling, generics and configurations, subprograms and overloading, packages and libraries, model simulation, Advanced features include: entity statements, generate statements, aliases, guarded signals, attributes, and aggregate targets. The book includes modeling of regular structures, delays, conditional operations, state machines, Moore and Mealy FSMs, clock dividers, and much more.

There are no comments for this item.

Log in to your account to post a comment.
Unique Visitors hit counter Total Page Views free counter
Implemented and Maintained by AIKTC-KRRC (Central Library).
For any Suggestions/Query Contact to library or Email: librarian@aiktc.ac.in | Ph:+91 22 27481247
Website/OPAC best viewed in Mozilla Browser in 1366X768 Resolution.

Powered by Koha